Abstract-Getting output of multiple chips within the volume of a single chip is the driving force behind development of this novel 3D integration technology, which has a broad range of industrial and medical electronic applications. This goal is achieved in a two-step approach. Initially, thinned dies are embedded in a polyimide interposer with a fine-pitch metal fanout, resulting in ultrathin chip packages (UTCPs). Next these UTCPs are stacked by lamination.
I. INTRODUCTION
A N effective approach in miniaturizing the size of electronic packages is to make use of the third dimension by creating vertical interconnections. A tremendous demand for this packaging concept is found in the future generation portable, cheap, and smart electronics devices. Hence, the large efforts in research are made toward chip embedding and chip stacking using through silicon via technologies. In the framework of the European Project TIPS, the process for 3D-stacking of ultrathin chip packages (UTCPs) was developed to provide another way for fabricating devices with a S. Priyabadini, T. Sterken, M. Cauwe, and J. Vanfleteren are with the Center for Microsystems Technology, Department of Electronics and Information Systems, Ghent University, Ghent B-9052, Belgium (e-mail: swarnakamal.priyabadini@ugent.be; tom.sterken@ugent.be; maarten.cauwe@elis.ugent.be; jan.vanfleteren@ugent.be).
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Digital Object Identifier 10.1109/TCPMT.2013.2284068 minimal package volume. An overview of this technology resulting in the fabrication of a 300 μm thick stack of four EEPROM memory dies was previously reported in [1] and [9] . This process is based on the first generation of UTCPs, which consists of a chip embedding technology within two spinon polyimide layers [2] . The polyimide membrane of these packages has a total thickness of 40 μm, however, where the thinned die is embedded a topographical difference of 15-25 μm exists. Furthermore, the presence of the silicon die results in more and less flexible areas in the interposer. The combination of both mechanical characteristics resulted in an increased risk of die cracking during the lamination process. This effect has been reported in [9] . To control this risk of cracking, the topography can be reduced, thus creating a flat-UTCP ( Fig. 1 ).
According to the stacking concept described in [9] , the presence of one nonfunctional package in the stack makes the whole stack nonfunctional. To reduce the stacking yield loss due to this effect, a rotational symmetry in package distribution is introduced. This has an advantage over conventional translational symmetry where the packages are arranged in a 2156-3950 © 2013 IEEE matrix form. Development of such flat-UTCPs with this symmetry factor has the capability to heighten the stacking yield. This has been calculated and discussed in the following section. This will be followed by some fabrication-related issues and yield analysis of the whole process.
II. OVERVIEW: 3D-STACKING OF UTCP PROCESS
The whole process can be divided into two parts: 1) UTCP fabrication process; 2) UTCP stacking process.
A. UTCP Fabrication Process
In this paper, the ICs are thinned down to ∼20 μm and embedded within three layers of spin-on photo-definable polyimide (PDPI) thin film. As such, a ∼60 μm thick flexible sheet of flat-UTCPs is obtained. To reduce the costs and achieve a faster production rate, multiple chips are placed on a single processing substrate. An overview of the process flow for multiple flat-UTCPs is shown in Fig. 2 . HD Microsystem product PDPI HD4110 [8] is chosen as the base material for producing flat-UTCPs. The basic advantages of this PDPI over other commercially available polyimide precursors are given below, which makes it well suited for this particular application:
1) self-priming property on both glass and silicon. No adhesion promoter is required before applying it onto the carrier material and/ or silicon chip; 2) thickness range 8-20 μm. Easily tunable thickness by selecting appropriate spinning speed. This helps in achieving the desired thickness by a single spinning and curing step; 3) negatively photosensitive. Advantage in making selfaligned cavities for thin chips in flat-UTCP fabrication process. In addition, photo-via realization on the contact pads of multiple chips can be done by a single lithography step. In the first step, a base polyimide layer is created by spin coating and curing the HD4110 precursor on the substrate. The substrate is previously coated with a TiW-based alignment layer for precise placement of chips. It is then followed by selective area deposition of KCl on the carrier for easy release of packages after fabrication. Next, the thinned dies are placed with an accuracy of less than 10 μm using a Tresky fine placer. Their positions are fixed by curing the benzocyclobutene (BCB) adhesive layer, which is spun prior to the chip placement.
The flat character of the UTCP packages is created by adding an intermediate layer of polyimide: this layer is spin coated and patterned by backside illumination through the glass substrate. In this way, a self-aligned cavity is created for all the chips at once [6] , [10] , [15] . After curing, the process continues by applying the top layer and opening the vias to the contact pads, again by the use of photolithography [6] - [7] , [10] , [15] . This step can be performed using a single mask for all chips, because of the accuracy of the chip placement step. Contact to the external world is made by a fanout metallization on the package, which is achieved by deposition and patterning of an 8 μm thick copper layer. Before releasing the sheet of UTCPs from the carrier, the yield per substrate is verified. The overall yield after the full stacking process can be estimated by knowing the position of the nonfunctional ones per substrate.
However, due to high coefficient of thermal expansion (CTE) mismatch between this PDPI HD4110 (35 ppm/°C) and the glass carrier (8.7 ppm/°C), shrinkage in the PDPIbased package after release from the carrier is unavoidable. The absolute deformation due to thermal stress increases with an increase in carrier size. This phenomenon makes it difficult to fabricate PDPI-based UTCPs with large dimensions. The amount of deformation in the package is too high for the subsequent processes in which mechanical and optical alignments are the most crucial steps.
Considering this issue, fabricating PDPI 4110-based multiple flat UTCPs in large area is possible, if this shrinkage due to high CTE difference between carrier and PI can be minimized. To achieve a better result, the large area multiple packages can be divided into pseudosmall islands of single packages. This can be achieved during the PI processing phase by introduction of stress-relief grooves in the PDPI layers. These lines are microchannels, which can be patterned with well-defined width, height, and length in the PDPI film during flattening layer (second polyimide) process. Although the effect of these stress-relief grooves is not extensively studied in this paper, a deformation control in polyimide up to a certain extent has been achieved. A more detailed explanation of this structure is given in Section III.
B. UTCP Stacking Process
An ideal fabrication process should have the capability to give 100% production yield. However, in mass production of the UTCP packages, the yield will be lower. The yield η of UTCP process described in the previous section has been Fig. 3 . Example of rotational symmetry in packages: three nonfunctional UTCPs are aligned on top of each other, which gives rise to one nonfunctional stack in total, instead of three nonfunctional stacks.
reported as more than 85% [11] . It is based on the functionality measurement of UTCPs embedding several commercially available off-the-shelf ICs (MSP430F1611, nRf24L01, in-house ASIC design, etc). When N number of UTCPs are stacked, one single nonfunctional UTCP will result in a nonfunctional stack. Therefore, the stack yield η u will drop to η u = η N . In case of four stacked EEPROM dies, the maximum yield will be 0.85 4 , or 52%. By including the stacking/lamination process yield η s [see (1) ], the effective yield η eff of the whole stacking process gets lowered up to a certain value
Priyabadini et al. [9] characterized the stacking yield of the nonflat two-layered UTCP to be η S ≈ 15% only, resulting in an overall yield η eff of 7% following the yield calculation given in (1) . As discussed in [9] , topographical difference in the package (higher package thickness at the chip positions) adds the risk of die cracking during stacking process, and this results in a very low η s value for the conventional two-PI layered UTCP technology. By adding a third polyimide layer, thus introducing the flat-UTCP concept, this risk during the lamination process can be reduced, and as a consequence, the η S value can be drastically increased.
The above-mentioned calculation is based on the process where individual package positions per panel are fixed per substrate. With this type of package distribution, there is no freedom to eliminated the nonfunctional packages before stacking. However, after release of each individual UTCP layer or sheet the functionality of the individual UTCP packages can be checked, and the known-good-packages are allocated. By introducing a new symmetry in package distribution per substrate makes the elimination process easy before lamination. With this symmetry, packages can be selectively aligned on each other after knowing the position of faulty ones. Considering a large-scale production process, η u value can be modified by the introduction of this symmetric factor.
On a flat rigid carrier, these multi-UTCP packages can be fabricated with a symmetry in their position. In the previous case [9] , packages were arranged in a matrix form with a translational symmetry. To eliminate one package, the whole row or column of packages has to be wasted by shifting the position via translation. In the similar situation, a rotational symmetry in the distribution can easily eliminate the nonfunctional one by selecting the appropriate angle of rotation. As a result, this rotational symmetry in multichip packages helps in improving yield in 3D-stacking process.
For stacking of packages with different types and dimensions of dies, it is more convenient to fabricate them separately on different carriers. In addition, order of the packages in the stack is an important factor in some critical applications (e.g., inclusion of RF chip package). At the completion of UTCP fabrication, each carrier will contain multiple packages with same chip and layout design with a rotational symmetry. By knowing the position of the nonfunctional packages per panel and number of such positions per batch, they can be easily eliminated from the stack by choosing the proper angle of rotation during package-on-package (PoP) alignment.
For stacking of four packages, they can be fabricated on four different carriers where each carrier will contain same packages (chip and/or metal layout). As shown in Fig. 3 , four such panels contain orthogonally rotated packages in a 2 × 2 matrix form. Each of them has distributed nonfunctional packages. Taking the advantage of rotational symmetry, the different UTCP sheets are rotated in such a way that the nonfunctional UTCPs are aligned on top of each other. This results in increasing the number of functional stacks from one (stacking in conventional way) to three (stacking after selective alignment via rotation).
Following the alignment principle shown in Fig. 3 , four of these sheets with two additional flexes on top and bottom are stacked together by vacuum lamination technology [1] , [9] . Upilex foil SR 1410 from UBE Inc. of 25-μm polyimide/ 9-μm copper and Cu Flex (TW-YE) from circuit foil of Cu thickness 9 μm are used as top and bottom layer, respectively. For PoP bonding, 25μm thick adhesive films Pyralux LF 100 (from Dupont) is used in between each of these layers during lamination process. The interconnection to each of the embedded packages is made by laser drilling of through hole vias (THVs) on the external contact pads. This is followed by metalizing the through holes by electroless-galvanic Cu deposition and patterning them using lithography. This results in the production of a ∼360μm thick stacked module with four dies embedded inside. The schematic overview of the process flow is shown in Fig. 4 .
III. DESIGN AND FABRICATION PROCESS
This new concept of stacking is demonstrated in lab-scale fabrication process by stacking of four EEPROM memory die packages. The circuit design of this stacked module is provided in [14] for the specific purpose of mounting it in a hearing aid device. Per this stack design, package order within the stack is not a factor to be considered. This means packages with four different set of layouts can be in any order within the stack. Combining it with rotation principle, the mask making cost can be reduced by making four different layouts on the same mask.
The EEPROM chips are aligned and bonded on the PI substrate in a 2 × 2 matrix form having a 90°rotational symmetry, as shown in Fig. 7(a) . As a result, this gives rise to four EEPROM packages with different metal layouts on the same carrier. After release from the carrier, four of such panels each containing four different layouts can be selectively aligned by rotation. This rotation has to be made in such a way that each of the stack will contain four packages of different layouts.
The critical factors in making this design and developing this process are to get well-aligned chips placed with proper orientation during chip bonding process and to keep the track of this orientation during whole process. Once the chips are placed precisely on the carrier, the risk of global alignment during via processing and metal patterning on the multiple chips becomes negligible. As a consequence, the multichip UTCP process yield can be increased. 
A. Substrate Preparation
First step of UTCP production process is cleaning of the 2-in square glass carriers by conventional process [7] . To align thin dies on the substrate, a metal pattern is processed by sputter deposition of 50-nm-thick TiW on the whole surface, followed by patterning it by the use of the mask design shown in Fig. 5 . Together with the alignment marks [ Fig. 5(b) ] for precise placement of chip, some extra lines and alignment structures [ Fig. 5(c) ] are designed on the same mask. A rotational symmetry in the chip alignment mark can be visualized within the 2 × 2 matrix made by equidistance lines of width 100 μm. These lines are designed to transfer it to flattening polyimide layer in creating stress-relief pattern. The alignment marks [ Fig. 5(c) ] are used in the next alignment step for making photo-vias on the contact pads of precisely placed chips.
Per the general UTCP process flow, KCl (release layer) is selectively deposited on the substrate by thermal evaporation method. The edges of the carriers are protected from salt by wrapping aluminum foils, which covers 4 mm from each side. This prevents direct adhesion of PDPI on the glass edge during base layer spinning due to its self-priming property. A base polyimide layer of film thickness ∼18 μm is spin coated with the tunable spinning parameters and fully cured at 375°C. More details about this process are reported in [7] . Before applying the next thin film on the fully cured base polyimide layer, the PDPI surface is roughened by plasma treatment for a good adhesion.
B. Multiple Chip Placement
Per the bonding strength experiment [13] , BCB from Dow Chemicals is best suited for a void-free silicon wafer bonding with homogeneous bonding strength. For the thin chip bonding on the polyimide surface, Cyclotene 3022-46 [12] is selected as the bonding material. This BCB is spin coated on the PDPI surface for getting a uniform thickness. The spinning speed was 500 r/m for 10 s for uniform spreading, followed by 3000 r/m for 30 s for thinning down to ∼3 μm. To evaporate some of the solvent content, BCB is prebaked on the hot plate at 100°C for 1 min in clean room atmosphere.
Some experiments were performed, for placing many thin chips precisely and void-free bonding on the polyimide surface without disturbing the alignment accuracy. Thin chips of different size (2.5 × 2.5, 2 × 3.5, and 5 × 5 mm 2 ) and thickness (20 and 30 μm) were used for these experiments. The larger the thin chip size (area) is, the stronger is the warpage, which is critical for handling ultrathin chips, intended for flat-chip placement. The thin chips are picked faceup by a vacuum tool of Dr. Tresky's fine placer and aligned optically by matching the backside edge of the chip with the alignment mark patterned on the carrier [ Fig. 5(b) ]. Although this pattern was covered by the 18μm thick PDPI and 2μm thick BCB, the visibility was good enough for this alignment. The applied force during placement is 300 g on a 20μm thick EEPROM die of size 2 × 3.5 mm 2 for the duration of 2 min at 150°C. At this temperature, the underlying prebaked BCB starts liquefying, which is a requirement for prebonding of the chip on the substrate. After this process and before placing the next chip on the same substrate, the locally heated chip together with BCB on the carrier was allowed to cool down at least for 10 min to avoid thin die shifting. The spacing between chips is maintained at 15 mm to eliminate a radial deformation in thickness of BCB, which has been noticed due to local heating during chip placement process. If the chips are placed closely enough, the flatness after placement cannot be maintained due to nonuniformity in BCB thickness. After placing four chips with a rotational orientation on a single substrate, the BCB is fully cured in three steps.
1) BCB Precuring:
Void-free bonding with BCB is possible if the solvents are sufficiently evaporated during the precuring process. This cycle consists of temperature ramping up to 150°C with an average heating rate of 4°C/min, 30 min holding at 150°C, cooling down to room temperature. At this stage, BCB starts flowing and most of the solvent material gets evaporated. There is a chance of chip movement and getting voids under the chip during this phase. This can be controlled by applying a pressure of 1 bar/die on the top of the chip from the beginning till the hot plate cools down to room temperature. For pressure uniformity, the four chips on the carrier are covered by a glass carrier with a 20μm thick Teflon layer as an intermediate layer. A load equivalent to the pressure for four dies is applied on top of the covering glass. Teflon layer prevents the BCB at the bonding area to come in direct contact with the covering materials. With this combination, a minor shift of thin die has been noticed several times. The reason is thinness of the Teflon sheet and porosity in it, which allows BCB overflow on the entire chip surface. Although a load is applied from top, the movement of this layer together with chip cannot be completely avoided. Therefore, the Teflon sheet is attached to the covering glass by a thermal release tape, which can hold it during the complete temperature cycle. The whole stack is well aligned and placed on the hot plate, as shown in Fig. 6 , before starting the curing process.
2) BCB Half-Curing: With the same heating profile, the BCB was half-cured at 210°C for 30 min with a pressure of 1.7 bar/die. At the end of this process, the BCB changes to semisolid phase.
3) BCB Full-Curing: For final bonding of chips onto the PDPI substrate, a pressure of 2 bar/die is applied on the top and BCB is cured at 260°C for 1 h. This full-curing process is performed in a conventional oven with N 2 ambient. Fig. 7 shows the final result of the chip placement and bonding experiments implemented in producing four wellaligned chips on a single substrate. The reproducibility of the process has been verified by repeating this process in fabrica- tion of 14 of such samples for multi-UTCP fabrication process. As a standard technology, the same surface roughening treatment is repeated before applying next layer for a good adhesion.
C. Flattening and Covering PDPI Layer
The chip thickness together with BCB under it is measured to determine the PDPI thickness for making the flattening layer. The corresponding spinning speed is selected from the spin curve [8] . The maximum thickness, which can be achieved by spinning and curing this PDPI, is 20 μm. Multiple spinning steps are required to cover the chip with thickness more than 25 μm for complete planarization. In this particular case, the chip + BCB thickness has a range 21-22 μm. A single PDPI spinning step is enough to make the flattening layer. A mismatch of 1-2 μm is planarized during covering PDPI layer process. The following sequence of processing steps was executed:
1) spinning PDPI HD 4110 for 10 s at 1000 r/m for uniform spreading, followed by 1 min at 1500 r/m. Prebaking on hot plate for 4 min at 115°C. Minimum 5-min cooling time; 2) taking the advantage of negative photosensitivity, backside illumination of UV enables PDPI patterning for self-aligned cavity for chips. In this case, the Si chip attached to the carrier acts as a mask when the assembly is UV exposed from the back of the carrier (step 3, Fig. 2 ). In addition to that, the equidistant lines with a width of 100 μm present on the carrier [ Fig. 5(c) ] are patterned on the same layer of polyimide in the same process. The UV exposure time was optimized as 2 min with a light intensity of 10 mW/cm 2 for this backside illumination process. The light has to pass through the transparent glass carrier of thickness 0.7 mm and a semitransparent full-cured thin film of base PDPI layer. After exposure, minimum 10-min holding time before development is required to stabilize the polymerization process; 3) PDPI is developed in dedicated developer PA-400 D and PA-400R from HD Microsystems. In this process, the sample is immersed in a beaker containing PA-400 D for 1 min with ultrasonic agitation, followed by 30 s in a 1:1 solution of PA-400 D and PA-400 R, 30-s rinsing in PA-400R, finally drying by N 2 blow; 4) post development waiting time minimum 10 min; 5) full curing of polyimide film inside vacuum chamber with same set of parameters as for base PDPI layer; 6) PDPI surface roughening by reactine ion etching process. The EEPROM die contains eight contact pads of size 103 × 103 μm 2 with 90 × 90 μm 2 pad opening, out of which seven are used for making interconnection in the 3D stack of packages. The microvias of size 50 × 50 μm 2 are opened on the contact pads of the four chips by a single lithography step. The cover PDPI layer is spin coated and developed with the following set of parameters to get a final thickness of 15 μm after curing: 1) spinning PDPI HD 4110 for 10 s at the speed 1000 r/m for uniform spreading, followed by 1 min at 2000 r/m. Prebaking on hot plate for 4 min at 115°C. Minimum 5-min cooling time; 2) UV exposure for 38 s with light intensity 4.9 mW/cm 2 after alignment of the sample under the via mask. The alignment marks used for this process are shown in Fig. 8(a) . Minimum 10-min holding time after exposure; 3) same development, full curing, and after curing surface roughening step as for previous PDPI layer.
D. Metallization and Patterning
Each sample now contains four embedded thin dies with microvias open on the Ni/Au finished contact pads. For making metal fanout from the contact pad of the chip to the external surface, the first step is a seed layer deposition on the entire sample. This is done by loading all the samples together in a sputtering machine for sputter deposition of TiW(50 nm)/ Cu(1 μm). In the next step, the copper is thickened up to 8 μm Four different metal layouts (L1-L4) on the same mask with orthogonal orientation to facilitate high yield during stacking process.
by a conventional panel plating process. The metal is finally patterned by using a standard lithography and wet chemical etching process. The mask used for the metal patterning contains four metal layouts with orthogonal symmetry per the chip orientation on the carrier. The layout on design tool and pattern realization on the UTCP is shown in Fig. 9 .
The spacing between the center of each flat-UTCP and the stress-relief groove is maintained at 7.5 mm. The mask used for metal patterning on UTCPs contains the lines of 100-μm width, which protects the copper deposited inside the grooves. After metal patterning, the profile of this stressrelief groove is studied by optical microscope and Wyko profilometer (Fig. 10) . The copper width varies from 80 (top) to 100 μm (bottom) in this groove. The polyimide and copper profiles are created by two different ways of UV exposure and photolithography. The first one is by backside illumination and second one by front-side UV exposure. The step height at this region after the first lithography step is same as the flattening layer thickness, 20 μm. After metal patterning, the cavity gets filled with copper up to 8 μm. This finally gives a step 
E. Functional Package Mapping
ESD pad on the chips is tested after UTCP fabrication process to map the good ones per sample before going to the stacking process. Eight separate substrates each carrying fours UTCPs have a random yield, which is 75% in three panels (three functional out of four) and 100% in the rest of the five substrates. This in average gives a UTCP yield (η) of 90%. With the mapping of functional ones and taking the advantage of rotational symmetry in the package distribution, the layer-by-layer rotation of the released UTCP panel can be easily set to get maximum number of working stacks.
F. Deformation After UTCP Release
The copper alignment mark positions at the extreme corners of the UTCP panels are checked before its release from the rigid carrier. This helps in keeping the track of deformation in package and stack after complete fabrication process. The PDPI has a good adhesion at the edge of the carrier. For the release of this package, a cutting is made on the polyimide layer covering the release layer. YAG laser is used for the precise release of the package. The backside of the package facing the salt can be rinsed afterward by DeIonised water.
The shift in alignment mark position (inward) after release from the carrier is the sign of deformation in package. This value has been found the same even after laminating them to stacked packages. In the current process, where stress-relief grooves are introduced in the polyimide film, a linear shrinkage of 0.3% has been observed. This is comparatively less as compared with 1%, which was found in larger sample of size 8 × 8 cm 2 fabricated on a 4-in square glass substrate [10] . To apply this method in an industrial level fabrication process, more investigation should be done on incorporating this stressrelief patterns in large-area package production process.
G. Lamination and Interconnection Process
After release, the UTCP stacks are fabricated per the alignment concept and following the process flow shown in Figs. 3 and 4, respectively. The layer-by-layer flexes are laminated temporarily on hot plate after optically aligning them (Fig. 4,  step 1 ). The step-by-step process for alignment is given in the following:
1) all the UTCP flexes are baked on a hotplate for 2 min at 120°C; 2) roll Lamination of 25μm thick LF 100 adhesive glue onto 9μm thick Cu sheet (bottom layer of stack) on a hot plate at 90°C for 10 s; 3) placing the first layer of multi-UTCP on the adhesive layer and next LF 100 layers and laminating them together at 90°C for 10 s on the hot plate; 4) aligning next UTCP layer with respect to previous layer with necessary angle of rotation, which helps in reduction of the nonfunctional stack count; 5) temporarily fixing the position of the packages by local heating of adhesive at certain points; 6) repeating the adhesive glue lamination and UTCP sheet alignment by rotation process up to the final covering layer Upilex foil of 25-μm polyimide/9-μm copper; 7) the whole stack is then laminated by vacuum lamination technology, as reported in [9] . The THV drilling at the stacked contact pads is done by YAG Laser. The through holes are plated by electroless and galvanic copper deposition. The top-and bottom-side copper patterning is made by dry film resist-based lithography and wet chemical etching process. This THV technology for making interconnection is discussed in detail in [9] . The fully fabricated stacked EEPROM UTCPs are shown in Fig. 11 . The complete laminate contains four stacks in 2 × 2 matrix form and each stack with having four flat-UTCPs.
IV. RESULT AND YIELD ANALYSIS
The cross section of stacked package (Fig. 12) shows the chip edge region of the 3D-stacked flat-UTCPs. The three-layered polyimide packages of thickness ∼50 μm result in an entirely flat package at the chip edge due to inclusion of an extra flattening layer. As a result, this makes the whole stack flat with a total thickness of 360 μm. The difference in two versions of stack (as shown in Fig. 1 ) can be visualized from the X-ray CT scan pictures (Fig. 13) . This analysis gives a clear picture of the metal profile within the stack. A close-up view on the copper routing from the contact pad of the chip to the plated through hole is shown in Fig. 13(b) and (c) . The copper patterned on the packages follows the topography of the underlying layer. This can be verified for the two cases by wavy copper routing at the nonflat chip edge [ Fig. 13(b) ] and straight ones in case of flat chip edge [ Fig. 13(c) ]. The microvia pattern on the contact pads of the chip is different in both the cases. First one is by laser drilling process where the via is defined on the nonphotodefinable PI surface by the use of YAG laser [2] . The via size is depended on the beam shaping optics of the laser, which is quite smaller and less reproducible as compared with that in case of photo-vias defined on PDPI. The copper track from the photo-via on the contact pad to the chip edge of the flat package [dotted region in Fig. 13(c) ] is shown in the crosssectional picture [ Fig. 13(d) ]. In the whole process, chip placement is the most critical step, which brings down the average yield (η) of the current UTCP process to 90%. From this value, the stack yield (η u ) can be estimated as 0.9 4 or 0.65. Following the rotational symmetry in PoP alignment, the η u value can be calculated as 87.5% (seven working stacks out of eight). The ratio of these two values can be denoted as rotational symmetric factor (η r ) in the package. For stacking of higher number (N) of packages, this symmetric factor (η r ) can improve the overall yield (η u ) by applying rotation law. In that case, the packages has to be arranged in circular pattern on a round carrier, which makes the rotation easier. Depending on the package size, deformation limit, and mass production facility, the size of the carrier can be selected. In addition, the use of circular carrier will help in achieving thickness uniformity in the spin-on layers used in package fabrication.
In the current process, the order of packages in the stack was not considered. Therefore, the different metal layouts are designed on the same mask and transferred onto the packages. This results in producing UTCPs of different metal layout on the same panel. However, this approach adds another risk to the rotation law when a number of packages with same metal layout on different panels become nonfunctional. Although theoretical calculation gives seven working stacks out of eight, this number drops down to six due to this above said risk. To apply this approach in production process, it is recommended to fabricate packages of the same type on a single carrier.
From all the above-said calculations, the estimated η u value was 75% (six working stacks out of eight). ESD pad test resulted in five working out of eight stacks, which gives η eff = 62.5%. From (1), the stacking yield (η s ) can be calculated as 83%, which shows a significantly high impact of the flat-UTCP in the whole process as compared with 15% in case of conventional UTCP stack.
V. CONCLUSION
An improved technology to produce 3D stacks of UTCP with higher yield has been reported in this paper. The most important factors that affect the overall yield in this UTCP stacking process are flatness at the chip edge of the package and symmetry in the package distribution. The flat-UTCP fabrication process includes the risk of thin chip handling and polyimide deformation due to CTE mismatch. To make this process more fast and accurate, development work still ongoing using thin chip on carrier and/ or use of photo-patterned BCB as a glue material. More investigation can be made for deformation control in the package using different stress-relief patterns, which in turn facilitate the large area production of flat-UTCPs using PDPI. Thermomechanical behavior of these thin stacks are going to be studied in near future and will be reported soon.
